组合逻辑实验电路设计方法研究

Study on Designing Methods of the Combinational Logic Experimental Circuit

  • 摘要: 讨论了三人表决逻辑电路,分别采用小规模集成门电路、中规模集成电路、只读存储器和可编程逻辑阵列实现了六种三人表决逻辑实验电路,总结了设计组合逻辑电路的步骤和方法。该方法对其他数字逻辑电路的设计具有一定的指导作用。

     

    Abstract: The details of three people voting circuit are discussed. Six different experiment circuits for three people voting experimental circuit are designed, based on small scale integrated gate circuit, middle scale integrated gate circuit and read-only memory, programmable logic array, respectively. Steps and methods of designing combinational logic circuit are summarized, which can be used for reference when design other digital logic circuit.

     

/

返回文章
返回